 |
| Integrated Environment for IP Core Design & Implementation, Verification & Validation System |
 |
|
| |
| Features |
 |
JTAG based (IEEE 1149.2) |
|
IP Development and Online Verification and Validation |
|
Device vendor independent (currently with Xilinx ) |
|
Simulator independent (works with ModelSIM & MatLab) |
|
Device density independent |
|
Functional and Real Time Verification |
|
Excellent tool for IP development, Verification & Validation |
|
| |
| Deliverables:- |
|
FPGA Kit (with different Device capacity according to requirement 50k, 100k, 150k, 200k or more) |
|
SimuTAG* Lite |
|
Programming cable (JTAG cable). |
|
Power supply. |
|
| |
| |
